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ABSTRACT 
This research focused on the development of a p-well CMOS fabrication process that has fast 
turnaround time, is relatively inexpensive, and is easy to use. Most current CMOS fabrication 
processes use either n-well or twin-well techniques in order to provide better device isolation 
and improved circuit performance. However, these processes suffer the disadvantages of 
being very complex and requiring high levels of control for most of the steps. An alternative 
route is to use a p-well process, which has the attractive characteristics of process simplicity, 
making it viable for use in an undergraduate laboratory setting. This project has focused on 
the development of a p-well process that could be implemented in the teaching laboratories at 
Microelectronics Research Center at ISU. The development included the design and 
fabrication the photomasks that define the transistor patterns and the design and development 
of the process sequence for building simple CMOS integrated circuits. After a series of 
development runs, working CMOS devices were achieved. The fabricated transistors had a 
gate oxide layer thickness of 350A. Transistor width/length ratios were 10 µm /5 µm, 20 µm 
/5 µm, 40 µm /5 µm, 20 µm /10 µm, 40 µm /10 µm, and 80 µm /10 µm. A single layer of 
metal interconnects was used. Test structures and some simple demonstration circuits 
(inverters and gates) were included in the fabrication. The devices and circuits worked as 
expected, and the performance was relatively uniform over different wafers. NMOS 
transistors had the average threshold voltage are about 2.12 Volts, a field effect mobility of 
220 cm2/Vs, and an early voltage of 325 Volts. On the other hand, the values for PMOS are -
1.15 Volts, 250 cm2/Vs, and 84.62 Volts respectively. 
1 
CHAPTERl 
INTRODUCTION 
1.1 Brief History 
Since their invention in 1959, integrated circuits (ICs) have become a technology that 
is pervasive in today's world. Many have referred these events as a true revolution - the 
beginning of the information age. The silicon integrated circuit is surely one of the wonders 
of our age - the ability to fabricate tens of millions of individual components on a silicon 
chip within an area of a few cm2 is truly remarkable. 
In the past 40 years, chip complexity has increased at an exponential rate, primarily 
because of the constant shrinking of device geometries, improved manufacturing practice, 
and clever inventions enabling specific functions to be implemented in new ways. This rate 
of improvement is generally known as Moore's Law, after Gordon Moore who was one of 
the founding members of Intel. It is widely expected that these historical trends will continue 
for at least another 10-20 years, resulting in chips that contain billions of components. 
The primary devices used in today's integrated circuits are Complementary Metal 
Oxide Semiconductor (CMOS) transistors that contain both NMOS and PMOS transistors 
and Bipolar Junction Transistors (BJTs). The basic physical principles underlying these 
devices were understood before the invention of the integrated circuit. The field effect 
mechanism on which the MOS device is based was first investigated in the 1930s [l]. The 
operating principles of the BJT device were first described in the late 1940s. While the first 
I Cs were built with BJT devices, the MOS transistor has become the dominant device in the 
past two decades. MOS devices offer higher density, lower power dissipation, and 
considerably greater design flexibility than do BJT devices. BJT devices are still used today 
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in analog and a few other applications, but their market share will likely continue to shrink. 
As a result, most efforts to develop new IC technologies today focus on MOS technologies 
and that is the emphasis of this project. 
As the complexity of integrated circuits has increased, so have the costs associated 
with designing them. Gordon Moore pointed out in 1979 [ 1] that the cost required to design 
an IC was increasing at about the same rate as the number of transistors per chip. Transistor 
count was doubling in I Cs every two years; design costs were not far behind. If traditional 
design techniques were stilled employed, there would be no multi-million transistor chips 
today, because they would be impossible to design. However, beginning in the late 1970s 
there was a revolution in chip design methodology, leading to dramatically reduced design 
costs. That revolution was the introduction of very powerful computer-aided design (CAD) 
tools, which could take care of many of the design details. CAD tools continue to be refined 
today, and they have opened up the opportunity to design I Cs to a wide range of people who 
do not necessarily have to know about the details of transistor physics or IC technology. The 
net result has been that IC design costs have remained low enough that thousands of new 
chips are introduced each year. In fact the number of new chip designs introduced each year 
continues to increase. 
1.2 Project Objectives 
The main objective of this project is to develop a simple p-well CMOS process that 
can be used in ISU classes to help teach students the basic ideas of semiconductor fabrication 
techniques. It is also intended to be a simple demonstration vehicle for the implementation of 
VLSI (Very Large Scale Integration) digital and analog circuit designs at Iowa State 
University. Also, there is also a possible connection to the expanding MEMS (Micro-Electro 
Mechanical System) research interest at ISU. 
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l.3 Thesis Organization 
General modem CMOS processing technology and their fabrication steps will be 
covered in Chapter 2. In Chapter 3, the steps of our CMOS process will be introduced. This 
is followed by a brief description of various device characterization and SUPREM simulation 
used for the process modeling in Chapter 4. The results of testing and comparison to 
theoretical calculation can be found in Chapter 5. Lastly, Chapter 6 is the summary and 
conclusion of this thesis. 
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CHAPTER2 
MODERN CMOS PROCESSING TECHNOLOGY 
2.1 Silicon Semiconductor Technology 
Silicon in its pure or intrinsic state is a semiconductor, having a bulk electrical 
resistance somewhere between that of a conductor and an insulator. The conductivity and 
resistivity of silicon can be controlled over a very wide ranged by the introduction of 
dopants, for example, elements like boron, arsenic, phosphorus, and others. Dopants are 
atoms that generally contain either one more or one fewer electron in the outermost valence 
shell than the atoms of the host semiconductor. In other words, the dopants can either supply 
free electrons or holes. If the dopants are providing extra electrons, it is known as donor 
dopant and the semiconductor in called n-type. If the dopant is providing holes, it is an 
acceptor dopant and the semiconductor is p-type. The type and concentration of the carriers 
in the semiconductor determines the resistivity. The relationship between doping density and 
resistivity is shown in Figure 2.1. 
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Figure 2.1 Resistivity versus doping density for N- and P-type silicon [2]. 
When n-type and p-type materials are brought together, the boundary where the 
silicon changes from n-type to p-type is called a junction. Arranging these junctions in 
certain physical structures and combining these with other physical structures may construct 
various semiconductor devices. Over the years, silicon semiconductor processing has evolved 
sophisticated techniques for building junctions and other structures having special properties. 
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2.2 Wafer Processing 
The basic raw material used in modem semiconductor plants is a wafer or disk of 
silicon, which can range anywhere from 75 mm to 300 mm in diameter and is less than 1 mm 
thick. Wafers are cut from ingots of single-crystal silicon that have been pulled from a 
crucible melt of pure molten silicon. This is known as the 'Czochralski' method, which was 
invented in 1918 (Figure 2.2) and is currently the most common method for producing 
single-crystal material. In this method, controlled amounts of impurities are added to the melt 
to provide the crystal with the required electrical properties. 
Quarti Cruclbfe 
With Graphite Uher 
Dite¢ti0h Of Pull 
$hfeld 
Figure 2.2 Czochralski method for manufacturing silicon ingots [3]. 
A seed crystal is dipped into the melt to initiate single-crystal growth. It is then 
gradually withdrawn vertically from the melt while simultaneously being rotated. The molten 
silicon melts the tip of the seed, and as it is withdrawn the silicon freezes into crystalline 
form. This process is continued until the melt is consumed. The seed withdrawal rate and the 
seed rotation rate determine the diameter of the ingot. 
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Slicing into wafers is usually carried out using diamond blades, and then one surface 
of the wafer is polished. Finished wafers are usually between 0.25 mm to 1.0 mm thick, 
depending on their diameter. 
2.3 Oxidation 
The ability to form high-quality silicon dioxide (Si02) has helped to establish the 
dominance of silicon technology in the production of commercial I Cs. Generally, Si02 
functions as an insulator in a number of device structures or as a barrier to diffusion or 
implantation during device fabrication. Therefore the reliable formation of Si02 is extremely 
important. 
Oxidation of silicon is achieved by heating silicon wafers in an oxidizing atmosphere 
such as oxygen or water vapor. The two common approaches are: 
• Wet oxidation: when the oxidizing atmosphere contains water vapor. The temperature is 
usually between 900°C and 1000°C and this is usually a rapid process - at 1000°C, 
about 0.44 µm of oxide would be grown in one hour. 
• Dry oxidation: when the oxidizing atmosphere is pure oxygen. Dry oxidation rates are 
much lower than those of wet oxidation. Temperatures are in the region of 1200°C are 
often used to get acceptable growth rates. 
Dry oxidation is usually used to form thin oxides in a device structure because of its 
good Si- Si02 interface characteristics, whereas wet oxidation is used for thicker layers 
because of its higher growth rate at low temperature, as shown in Figure 2.3. 
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Figure 2.3 Silicon Oxide growth rate [4]. 
2.4 Epitaxy, Ion-Implantation, and Diffusion 
To build various semiconductor devices, silicon containing varying proportions of 
donor or acceptor impurities is required. This may be achieved using epitaxy, deposition, or 
implantation. 
• Epitaxy is a process that a thin, single-crystal layer of material is form on the surface 
of a single-crystal substrate. 
• Ion implantation involves that silicon substrate are highly energized with donor or 
acceptor atoms. When these atoms impinge on the silicon surface, they travel below 
the surface of the silicon, forming regions with varying doping concentrations. 
• Diffusion is the process whereby particles flow from a region of high concentration to 
a lower concentration region. Also, the diffusion coefficients indicate how well the 
charge carriers diffuse in a semiconductor. 
As pointed out earlier constructing a transistor or any other structures of interest, 
depends on the ability to control where and how and what type of impurities is introduced 
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into the silicon surface. Boron is frequently used for creating acceptor silicon (p-type), while 
arsenic and phosphorus are commonly used to create donor silicon (n-type ). 
2.5 Lithography and Etching 
Lithography is the cornerstone of modern IC manufacturing. The ability to print 
patterns with submicron features and to place those patterns on a silicon substrate with better 
than 0.1-µm prevision is what makes today's chips possible. The concept is simple. A light 
sensitive photoresist (PR) is spun onto the wafer, forming a thin layer on the surface. The 
resist is then selectively exposed by shining ultraviolet (UV) light through a mask that 
contains the pattern information for the particular layer being fabricated. The resist is then 
developed which completes the pattern transfer from the mask to the wafer. This process is 
illustrated in Figure 2.4, the resist is used as a mask to etch underlying Si02, or it may be 
used as a mask for an ion-implantation-doping step. This is called a positive resist. There are 
also negative resists where the unexposed PR is dissolved by the solvent. 
Film d~position 
Etch mask 
~ 
Development 
PhQtoresist application Exposure 
Etchin~ Resist removal 
Figure 2.4 Basic photolithography processes [5]. 
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2.6 Silicon Gate Process 
Besides forming silicon in single-crystal form, it can also be formed into a 
polycrystalline form called polysilicon. Polysilicon is usually formed in thin layers using 
chemical vapor deposition (CVD) methods. It is used as an interconnect in ICs and as the 
gate electrode on MOS transistors. The most significant aspect of using polysilicon as the 
gate electrode is its ability to be used as a mask to allow precise definition of source and 
drain electrodes. This is achieved with minimum gate-to-source/drain overlap, which 
improves circuit performance and is known as a self-aligned process. In the case of a MOS 
transistor gate electrode, undoped polysilicon is deposited on the gate insulator. It is normally 
doped together with the source and drain regions. Often the polysilicon is doped with 
phosphorus to reduce its resistivity. 
2.7 Modern CMOS Technology 
CMOS technology is recognized as the current leading VLSI systems technology. 
CMOS provides an inherently low power circuit technology that has the capability of 
providing a lower power-delay product than comparable design-rule bipolar, NMOS, or 
GaAs technologies. Next, four CMOS technologies will be briefly discussed in the following 
sections. They are the n-well process, the p-well process, the twin-tub process and silicon on 
insulator (SOI) technology. 
2.7.1 N-well Process 
The approach of n-well CMOS fabrication starts with a lightly doped p-type 
substrate. Ann-type well for a PMOS transistor is formed in the substrate, while NMOS 
transistors will be directly in the p-substrate. Figure 2.5 illustrates the major steps involved in 
a typical n-well CMOS process. 
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Figure 2.5 Typical n-well CMOS process [ 6]. 
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1. The first mask defines the n-well, where the PMOS transistors will be fabricated. Ion 
implantation or diffusion is used to produce then-well (Figure 2.5a). 
2. The next mask is an "active" mask, because it defines where areas of thin oxide are 
needed to implement transistor gates (Figure 2.5b ). A thin layer of Si02 is grown and 
covered with SiN4. 
3. The p+ channel-stop implant is then done to dope the p-substrate in areas where there 
are no NMOS transistors. (Figure 2.5c). 
4. The photoresist is then stripped, leaving the previously masked Si02/ShN4 sandwich 
defining the active regions (Figure 2.5d). A thick field oxide is then grown using the 
technique of Local Oxidation of Silicon (LOCOS). 
5. Implants to adjust NMOS and PMOS threshold voltages might be performed next. In 
current fabrication processes, the polysilicon is normally doped n + to reduce its 
resistivity. With normal doping concentrations, this results in threshold voltages for 
NMOS and PMOS transistors of around 0.5V - 0.7V and-l .5V to -2.0V volts 
respectively. For proper operation of CMOS circuits, the NMOS and PMOS threshold 
voltages should have the same magnitude. The adjustments are done by implanting 
additional dopants into both channel regions. The gate oxide is grown after these 
steps. 
6. Polysilicon gate definition is then done. This involves covering the surface with 
polysilicon and then etching the required pattern. The "poly" gate regions lead to 
"self-aligned" source-drain region (Figure 2.5e ). 
7. The next masking and implant step forms the NMOS source/drain regions (Figure 
2.5t). In small dimension devices(< 1 µm gate length), hot carrier effects can impair 
NMOS performance. To minimize these hot-carrier effects, the NMOS source/drain 
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regions can be formed in two steps to create Lightly Doped Drain (LDD) regions, as 
illustrated in Figure 2.5g. This consists of a shallow n-LDD implant that covers the 
source/drain region. A spacer oxide is then grown over the polysilicon gate. Ann+ 
implant is then used to produce n + implants that are spaced from the edge of the poly-
gate edges. The spacer is then removed, resulting in a structure that is more resistant 
to hot-electron effects. 
8. The next step is to define p +diffusion for p-device source and drain region (Figure 
2.5h). The LDD step is not necessarily done for p-transistors because their hot-carrier 
susceptibility is much less than that of n-transistors. 
9. Contact cuts are then defined. This involves etching any Si02 down to the 
semiconductor surface to be contacted (Figure 2.5i). These allow metal to contact 
doped silicon and polysilicon. 
10. Metallization is then applied to the surface and selectively etched (Figure 2.5j) to 
produce circuit interconnections. 
2.7.2 P-well Process 
Typical p-well fabrication steps are similar to an n-well process, except for obvious 
difference that a p-well replaces the n-well. The well depth is optimized to ensure against n-
substrate ton+ diffusion breakdown, which is known as latchup. The details of the p-well 
fabrication process will be further discussed in the next chapter. 
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2. 7 .3 Twin-well Process 
Twin-well (or twin-tub) CMOS technology provides the basis for separate 
optimization of the transistors, thus making it possible for threshold voltage and other second 
order effects to be independently optimized. Generally, the starting material is either an n+ or 
p +substrate with a lightly doped epitaxial layer, which is used for protection against latchup. 
The aim is to grow high-purity silicon layers of controlled thickness with accurately 
determined dopant concentrations distributed homogeneously throughout the layer. The 
process sequences are: 
• Well formation. 
• Thin-oxide construction. 
• Source and drain implantation for NMOS and PMOS. 
• Contact cut definition. 
• Metallization. 
2. 7.4 Silicon On Insulator 
Rather than using silicon as the substrate, technologists have sought to use an 
insulating substrate to improve process characteristics such as latchup and speed. These 
include closer packing of transistors, absence of latchup problems, and lower parasitic 
substrate capacitance. In the SOI process a thin layer of single-crystal silicon film is 
epitaxially grown on an insulator such as sapphire or magnesium aluminate spinel. [2] This 
option has proven more popular in recent years due to the compatibility of the starting 
material with conventional silicon CMOS fabrication. However, the use of the non-silicon 
substrate complicates all of the processing steps, making SOI a high-end technology and 
subsequently more expensive that other methods. 
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CHAPTER3 
P-WELL CMOS FABRICATION PROCESS 
3.1 P-well CMOS process at Microelectronic Research Center (MRC) 
A typical CMOS inverter is shown in Figure 3-1, which uses one NMOS and one 
PMOS to implement the simplest logic function. While the most important aspect of CMOS 
technology is the integration of the two types of MOS transistors, CMOS circuits also use 
various types of resistors, capacitors, and perhaps other types of devices as well. 
d p-device 
d 
n-device 
g 
s 
Figure 3.1 Simple CMOS inverter. 
The end result our p-well process will discuss is shown in Figure 3.2. The process 
requires six photolithography steps. The NMOS and PMOS transistors with their individual 
source, drain, and gate regions are identifiable in the cross section. The process flow is 
illustrated in Figure 3.3. The details of the fabrication are presented in subsequent sections. 
NMOS 
D G S 
16 
N 
PMOS 
D G S 
Figure 3.2 Cross section of the final p-well CMOS process. 
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Figure 3.3 P-well process flow [7]. 
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3.2 Device Design and Mask Making 
The masks are designed by using L-Edit (by Tanner Tools). L-Edit is one of many 
available computer-aided design (CAD) software programs. It allows you to layout your 
design and to make sure that there are no violations of design rules. Figure 3 .4 show an 
example of the layout of an inverter available in our design, as it would appear in L-Edit. 
!-!·=·=;~;:.: .. ~ .. ~ 
NJL~·= 
~~r·=-!-!-~~~~ 
~L_,_,~.1 
Figure 3.4 Layout of inverter in L-Edit. 
Once the design is completed, the information for each mask level is transferred to 
the mask-making machine, in our case, a GCA 3600F Pattern Generator. Because our mask 
aligner (Karl Suss MJB 3) uses direct contact printing, the features on the mask must have 
the same size, as they will on the wafer. Two types of mask are available, chrome and 
emulsion. For chrome or dark field masks, the desired patterns will show up as blank spots 
on the mask. On the other hand, patterns on emulsion or light field masks are opaque. For 
most layers chrome mask is used except the last mask. The pattern for each level is written 
onto a mask blank by exposing it to a g-line ( 436nm) mercury arc light source. The chrome 
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mask itself is a 4 by 4 inch wide and 0.09-inch thick low reflective plate covered with a layer 
of chromium of about 5000A and a layer of AZ1350J photoresist. Typically, a thin 
antireflection coating (ARC) layer is used between the chrome and the resist to prevent 
reflections from the chrome layer, which can degrade pattern resolution. The photons from 
the UV light expose the resist, which is then developed using a solution of 5: 1 diluted AZ351 
developer for two and a half minute. The next step is to etch the mask in the chrome etch for 
45~60 seconds. Once the chrome is etched, the photoresist is removed. 
After we have made all the masks, the next step is to start the actual silicon 
fabrication process. 
3.3 Choosing a Substrate 
Since ours is a p-well process, the starting wafers will be n-type. Furthermore, the 
PMOS transistors will be made directly in the substrate, the background doping of the wafers 
will directly affect the threshold voltage of the PMOS devices. However, the cost of tightly 
specified doping in the starting wafers can be high, we have chosen to use generally available 
n-type wafers with a resistivity range of 1 - 10 Q·cm, which corresponds to a doping range 
of approximately 5x1015 cm-3 to 5x1014 cm-3. The resulting PMOS threshold voltage 
variation would be on the order of 0.3 V, depending gate oxide thickness and interface 
charge density. This amount of variability is high, but probably acceptable for digital 
circuits, which are less susceptible to threshold voltage variations. 
The starting wafers were 3-inch (75 mm) diameter with (100) crystal orientation. 
They were purchased from International Wafer Surface. The typical cost is $12/wafer. 
3.4 Field Oxide Formation 
To realize complex circuits, it is important that the individual devices do not interact 
with each other except through their metal interconnections. In other words, we need to make 
certain that the individual devices are electrically isolated from each other. This is 
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accomplished in our process by growing a fairly thick layer of Si02 in between each of the 
active devices. The thick oxide prevents the formation of inversion layers between devices, 
effectively isolating them. 
We begin the steps shown in Figure 3.5. The wafers are first cleaned in a combination 
of chemical baths -the standard clean in our process traveler - that remove any impurities 
from the surface. A thermal Si02 layer is then grown on the Si surface by placing the wafers 
in a high temperature furnace. The furnace cycle we use is 30 minutes at 1150°C in water 
vapor atmosphere. This cycle would produce about 0.5µm thickness of Si02 . 
.__ ___ ......___._..__.. ___ __.I Si Oz 
_ N-type Si, (100) . 
Figure 3.5. After initial cleaning, a Si02 layer is thermally grown on the silicon substrate. 
3.5 Patterning for P-Well 
The next step is the deposition of a photoresist layer in preparation for masking. Since 
photoresists are liquids at room temperature, they are simply spun onto the wafers. The resist 
viscosity and the spin speed determine the final resist thickness. The photoresists themselves 
are complex hydrocarbon mixtures. The actual ultraviolet (UV) light-sensitive part of the 
resist is only a portion of the total mixture. In the case of a positive resist, which is what we 
used and is most common type today, the light sensitive molecules absorb UV photons 
leading to changes their chemical structure and make them more soluble in the developer 
solution. 
We use AZ 5209 photoresist and spin it at 4000 rpm for 40 seconds, which gives a 
thickness of about 0.9µm. After the photoresist is spun onto the wafer, it is baked on top of 
the hotplate, at a temperature of 100°C for 1 minute in order to dry off solvents from the 
layer. The resist is then exposed using the first-level mask (P-well), which defines the pattern 
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for the p-well region. The exposed photoresist is developed using MF 312 developer for 1 
minute and then post-bake in the oven at 120°C for 25 minutes to improve the adhesive of 
photoresist to the silicon oxide. 
The final step is illustrated in Figure 3.6. After the pattern is defined in the resist, the 
Si02 is etched using buffered oxide etch (BOE), with the resist as a mask. 
N 
PR 
Si Ch 
Figure 3.6 Mask 1 patterns the photoresist. The Si02 layer is removed where it is not 
protected by the photoresist. 
3.6 P-W ell Formation 
Continuing from Figure 3 .6, a process called diffusion will be used. In this process, 
low cost, in-situ, p-type planar boron sources for silicon diffusions are used. The source and 
silicon.wafers are edge-stacked perpendicular to the tube axis in cross-slotted furnace 
carriers, as shown in Figure 3. 7. 
Figure 3. 7 Stacking arrangements for boron diffusion [8]. 
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A flow of inert gas, nitrogen in this case, is used to prevent back flow of contaminants 
into the diffusion tube and to ensure formation of a boundary layer around the periphery of 
the stacked source and silicon wafers. To start the process, oxygen is added to the nitrogen 
flow rate, leading to the formation of a layer of B203 on the surface of the boron source 
wafers. Then a small of hydrogen is added to the gas flow. The hydrogen reacts with the 
B20 3 to create volatile HB02 vapor. The HB02 diffuses to the silicon wafer surface and 
deposits as a boron oxide (boron glass). Boron from the glassy layer diffuses into the silicon 
during a final soak step. Thus, the boron dose is determined by the time and temperature 
used during this soak. In our process, 850°C and 40 minutes are chosen for our targeted p-
well doping concentration at the surface, which is on the order of 5 x 1016 to 1017 cm-3. 
Once the diffusion process is completed, we remove the boron glass layer in buffered 
oxide etch. The wafers are next placed in the oxidation furnace for the drive-in, which 
diffuses the wells to a junction depth of about 3µm. Note that the depth it reaches in this step 
is not the "final" depth because all subsequent high temperature steps will continue to diffuse 
the dopants. The thermal cycle we used for this first drive was 4 hours at 1125°C. During the 
driving of the p-well, we also grow about 3000A of Si02 at the same temperature for 14 
minutes, as illustrated in Figure 3.8. This thin layer of Si02 is needed to protect p-well region 
as we move on to the next step. 
Si Oz 
PWell 
N 
Figure 3.8 Formation of p-well after a high temperature drive-in process. 
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3.7 Patterning for PMOS Source/Drain and Boron Deposition and Drive 
The next step is to pattern regions for the PMOS source and drain. The steps 
involved are identical to those described in section 3.5. After the etching is done and the 
photoresist removed, the wafers look the cross-section shown in Figure 3.9. 
SiOi 
PWell 
N 
Figure 3.9 PMOS source and drain region after BOE. 
An important point with regard to etching steps is worth making. In general there are 
two key parameters that must be understood and controlled in any etching step. The first is 
selectivity and the second is the degree of anisotropy the etch provides. Selectivity is a key 
issue because we always wish to etch one material but stop etching when we hit an 
underlying material. Usually some amount of over etching is necessary to make certain that 
all areas on wafers have completed etching, so selectivity is very important. 
Anisotropy is another key issue because we are concerned about the shape of edges 
on etched regions. We are often required to etch through materials whose thickness is on the 
same order as the lines that we are trying to define. Ideally we would like the edges of the 
etched materials to be nearly vertical to preserve the mask dimensions in the etched layers. 
Anisotropy etches approach this ideal while isotropic etches produce about as much 
undercutting as the vertical depth they etch and so are generally unsuitable for small 
geometry devices. So in general, we want highly selective anisotropic etches. 
We are now ready to do the boron diffusion that forms the PMOS source/drain 
regions. The doping procedure is identical to that described in the previous section, but with 
different times and temperatures. We desire a surface doping concentration of 2-4 x 1018 cm-3 
is used in our process with a junction depth of about 0.7 µm. The deposition time is 30 
minutes and the temperature is 850°C. The drive is then done driven for I hour at 1050°C. 
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During the drive, a layer of Si02 is grown. Oxidation for 21.3 minutes gives a layer about 
0.3 µm thick. This layer of Si02 acts as a layer of protection for the next lithography, as 
shown in Figure 3.10. 
N 
Figure 3.10 Formation of PMOS source and drain regions after a high temperature drive-in 
process. 
3.8 Patterning for NMOS Source/Drain and Phosphorus Deposition and 
Drive 
The next step is to pattern regions for the NMOS source and drain. This is identical to 
previous lithography steps except that mask level 3 (NMOS source/drain is used for the 
pattern. 
We are now ready to do the phosphorus diffusion to form the NMOS source/drain 
regions. A surface doping concentration of 1-2 x 1019 cm-3 and junction depth of 0.5 µmare 
desired. The deposition time is 20 minutes at a temperature of 900°C. The phosphorus drive 
is done for 1 hour at 1050°C. As before, a layer of Si02 0.3µm thick is grown at the same 
during the first 21.3 minutes of the drive. The cross section of the wafer at this stage is 
shown in Fig. 3.11. 
Si Ch 
N 
Figure 3.11 Formation ofNMOS source and drain regions after a high temperature 
drive-in process. 
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3.9 Patterning and Growing of Gate Oxide 
We are now ready to grow the gate oxide for the MOS transistors. The gate oxide, 
which is present over the active areas of each transistor, is first patterned by using mask level 
4. The steps involved are identical to those described in section 3.5. 
The reason that the oxide layer is stripped and then re-grown to form the MOS gate 
oxide is that the oxide on the silicon surface prior to stripping is too thick to serve as the 
device gate oxide. Stripping and re-growing this oxide results in a well-controlled final oxide 
thickness. In state-of-the-art MOS devices, the gate oxide is typically thinner than 1 Onm. 
This oxide could be formed by a variety of processed (times and temperatures). In our 
process, we chose to make the gate oxide thickness 30 nm to avoid in potential problems 
with pinholes in the oxide. The gate is grown by using dry oxidation for 19 minutes at 
1025°C (Figure 3.12). 
Si<h 
N 
Figure 3.12 Step after gate oxide has been grown. 
3.10 Contact Formation 
All of the steps needed to form the active devices have now been completed. Next, 
we need to provide interconnection between the devices to form circuits, and to bring the 
input and output connections off the chip for testing or packaging. In our process, we use 
aluminum to make the ohmic contact to the source and drain regions. As such, the metal 
needs to be in direct contact with semiconductor surface. Ohmic contacts are low-resistance 
metal-to-semiconductor junctions that provide conduction in both directions between the 
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metal and the semiconductor, as illustrated in Figure 3.13. The identical lithography steps 
identical that described in section 3.5 are applied here to form contact via. 
SiOi 
N 
Figure 3 .13 Contact formation. 
3.11 Metallization and Metal Contact Patterning 
The final steps in our CMOS process involve the deposition and patterning of the 
aluminum contacts and interconnects, as illustrated in Figure 3.12. Al is deposited by using 
electron-beam evaporation, which is a common physical vapor deposition (PVD) process for 
forming metal layers. The basic idea is to produce atoms or molecules from source material, 
in this case Al, by using an electron beam to heat an aluminum source. The heated aluminum 
evaporates from the sources and condenses as a thin film on the wafer surface. In our 
process, 0.25 µm of Al is deposited. 
D G S D G S 
N 
Figure 3 .14 Final formation after metallization patterning. 
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The next step is to pattern the metal by following the lithography steps in section 3.5. 
Once the remaining photoresists are removed, annealing step is being performed. During 
annealing, the Al dissolves any oxide at the interface. Therefore, it improves ohmic contacts. 
The annealing is performed for 10 minutes at 425°C. 
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CHAPTER4 
DEVICE CHARACTERIZATION AND PROCESS SIMULATION 
This chapter provides the background information of the theories for the devices that are 
found in our test chips. The testing and results can be found in Chapter 5. 
4.1 MOS Capacitor 
The heart of the MOSFET is a metal-oxide-semiconductor structure known as the 
MOS capacitor. A great deal of information about the MOS device and the oxide-
semiconductor interface can be obtained from the capacitance-versus-voltage or C-V 
characteristics of the device. The capacitance of a device is defined as 
C= dQ 
dV 
(4.1) 
where dQ is the magnitude of the differential change in charge on one plate as a function of 
the differential change in voltage dV across the capacitor. The capacitance is a small-signal 
or ac parameter and is measured by superimposing a small AC voltage on an applied DC gate 
voltage. The capacitance, then, is measured as a function of the applied de gate voltage. 
There are three operating conditions of interest in the MOS capacitor: accumulation, 
depletion, and inversion. In accumulation mode, the capacitance C' per unit area of the MOS 
capacitor is just the oxide capacitance, or 
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(4.2) 
where cox is the permittivity of the oxide(= 3.9 c0 for Si02) and t0 x is the thickness of the 
oxide. 
In the depletion mode the oxide capacitance and the capacitance of the depletion 
region are in series. Thus, the total capacitance of the series combination is 
C'(depl) = CaxC'sD 
Cox+ C'sD 
(4.3) 
Since Cox = Eox and c~D = Eox 'where Xa is the depletion-layer width, Equation [4.3] can 
tax xd 
be written as 
(4.4) 
Observe from equation 4.4 that, as the space charge width increases, the total capacitance 
C'(depl) decreases. 
The depletion layer widens (capacitance decreases) until the MOS capacitor enters 
inversion. Beyond the onset of inversion, the depletion layer width remains constant. This 
condition will yield a minimum capacitance C'(min) which is given by 
C' (min)= Eox 
( &ox) tax + ---;;; xd,max 
(4.5) 
The capacitance when the MOS capacitor is in inversion depends on the frequency 
that is used for the AC capacitance measurement, and this relates to the location of charge on 
the semiconductor side of the structure. As the applied AC voltage changes with time, there 
30 
are two places where the charge can change: 1) in the electron inversion layer just under the 
gate oxide and 2) in the ionized donor charge within the depletion layer. In a MOS capacitor, 
the electron density in the inversion layer changes through the process of recombination and 
· generation (RIG) of electrons, which is a fairly slow process for silicon of reasonable quality. 
The total charge in the depletion layer changes through changes in the depletion layer width, 
which can happen very rapidly. If the AC frequency is low, then the inversion layer charge 
can keep up with changing AC voltage through the RIG processes. Since the inversion layer 
is directly under the gate, the MOS capacitance will be essentially that of the gate oxide itself 
C'(inv) =Cox= &ox. 
fox (4.6) 
At a high frequency, charges in the inversion layer charge will be two slow to keep up 
with changing AC voltage. Then, the changes in charge must occur in depletion layer. Thus, 
the capacitance is again a series combination of the oxide and the depletion layer 
capacitances and the overall capacitance will be given by Equation (4.5). The high and low 
frequency limits of the C-V characteristic are shown in Figure 4.1. In practice, high 
frequency corresponds to anything above about 100 Hz. 
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Figure 4.1 Low and high frequency CV plot of a MOS capacitor with a p-type substrate [5]. 
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Since high frequency characteristics of MOS capacitor are usually typically 
measured. This measurement is performed on the capacitors we built on our chip. 
4.2 MOS Transistor 
The operation of MOS transistor can be briefly summarized as follows. For the case 
of NMOS, when the applied gate voltage is bigger than the threshold voltage, V GS >Vt, an 
electron inversion layer is formed, creating a conducting channel between the source and the 
drain. By applying a small drain voltage, electrons flow from the source to the drain through 
this channel, as shown in Figure 4.2. 
s · 
p 
Space charge 
reg tons 
Figure 4.2 NMOS transistor with an applied gate voltage V GS> Vt [5]. 
This inversion layer charge is a function of the gate voltage. Thus, the basic MOS 
transistor action is the modulation of the channel conductance by the gate voltage. The 
channel conductance, in tum, determines the drain current. As the drain voltage is increased, 
it eventually reaches a point where the conducting channel is pinched off and the current 
saturates. Based on the operation of the MOSFET, there are three regions of operation: 
• cutoff or subthreshold region, 
• non-saturation or linear region, and 
• saturation region. 
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The ideal equations [9] describing the behavior of an NMOS device in the three regions are: 
The cutoff region: 
(4.7) 
The non-saturation, linear, or triode region: 
I = µnCaxW[(v -V)V - Vis]. 
DS L GS t DS 2 
(4.8) 
The saturation region: 
(4.9) 
In the above current equations, Ins is the drain current and V GS and Vns are the applied gate 
voltage and drain voltage, respectively. The remaining quantities refer to device parameters: 
µis the mobility, Cox is the gate capacitance per unit area, Wis the channel width, Lis the 
channel length, and Vt is the threshold voltage. The current-voltage characteristics or I-V 
curve are obtained by plotting In as a function of V ns, and the drain voltage, for several 
values of the gate voltages, V GS· When V Gs changes, In versus V ns curve will change. A 
family of curves for NMOS transistor can be generated as shown in Figure 4.3. 
Vn5 (sat) :;0: Vas - Vi-
1 
Figure 4.3 Family ofln versus Vns curves for NMOS transistor [5]. 
We can use the I-V relations to determine the mobility and threshold voltage 
parameters. 
33 
t 
ff; 
Slope 
... 
Figure 4.4 {I; versus V Gs plot in saturation region for NMOS transistor [5]. 
If we take the square-root of Eq. ( 4.9) and then plot the root of the current vs. V Gs 
with Vns held constant, we obtain a characteristic curve like that shown in Fig. 4.4. Using 
this type of plot, it is easy to extract values for Vt and µC0 x W IL. The threshold voltage is 
extracted by extrapolating the straight line to zero current In Fig. 4.4. The slope of the curve 
gives (µC0xWIL) 112• The deviation from the straight line at low values ofV GS is due to sub-
threshold conduction, and the deviation at higher values of V Gs is due to changes in mobility 
at higher gate voltages. Using the slope at lower gate voltages along with the measured value 
of Cox and the known values of W and L, we can extract the carrier mobility, µ, using the 
equation 
(4.10) 
On the other hand, the current-voltage relationship of a PMOS device can be obtained 
using the same analysis. Figure 4.5 shows a PMOS with the voltage polarities and current 
direction that are reverse of those in the NMOS device. 
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Figure 4.5 Cross section and bias configuration for a PMOS transistor [5]. 
For the current direction shown in the figure, the I-V relations for the PMOS in three 
reg10ns are 
The cutoff region: 
(4.11) 
The non-saturation, linear, or triode region: 
(4.12) 
The saturation region: 
(4.13) 
where Vsn (sat)= VsG + ~. 
35 
4.3 CMOS Inverter 
As we have learned, the gate of the transistor controls the passage of current between 
source and drain. A CMOS inverter is realized by the series connection of a PMOS and 
NMOS, as that is shown in Figure 4.6a. The DC transfer characteristic (vout vs. Vin) is 
illustrated in Figure 4.6b. 
--- p"QN" n'"ON'-
. ' 
(a) (b) 
Figure 4.6(a) CMOS inverter. (b) DC characteristic and operation regions [3]. 
From Figure 4.6(b), we observe that when the input voltage is V00 or high, the 
NMOS is turned on, but the PMOS is off. Thus, the output voltage is being pulled to ground 
since the NMOS acts like a resistor. On the other hand, when the input voltage is Vss or low, 
PMOS is turn on while NMOS is off. In this case, the output is pulled high to power supply 
voltage through the PMOS transistor. 
v. .... 
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Figure 4.7 The pseudo-NMOS inverter and DC transfer characteristics [3]. 
Figure 4.7 shows an inverter that uses a PMOS pull-up or load that has its gate 
permanently grounded, and thus is always turned on. This is known as a pseudo-NMOS 
inverter. An NMOS pull-down or driver is driven with the input signal. In Figure 4.7(b), it is 
shown that the ratio of the width and length of the PMOS transistor affects the shape of the 
transfer characteristic. One important point to be noted, shown in Figure 4. 7( c ), that when the 
driver is turned on, a constant DC current flows in the circuit. This is to be contrasted with 
the CMOS inverter in which no DC current flows when the input is either high or low input. 
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Figure 4.8 Transistor connections/symbol for CMOS transmission gate. 
The transistor connection for a complementary switch or transmission gate is shown 
in Fig, 4.8. It consists of an NMOS transistor and a PMOS transistor with separate gate 
connections and common source and drain connections. The control signal is applied to the 
gate of the NMOS, and its complement is applied to the gate of PMOS. The behavior of the 
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NMOS and PMOS are shown in Table 4.1. By combining the two characteristics we can 
construct a transmission gate that can transmit both a logic one and a logic zero without 
degradation. 
Device Transmission of' l' Transmission of 'O' 
NMOS Poor Good 
PMOS Good Poor 
Table 4.1 Transmission gate characteristics. 
4.4 Combinational Logic 
If two NMOS transistors are placed in series, the composite switch is ON if both 
transistors are ON, as shown in Figure 4.9(a). This yields an 'AND' function. On the other 
hand, when two NMOSs are placed in parallel, the composite switch is ON if either switch is 
ON, as illustrated in Figure 4.9(b). Thus an 'OR' function is created. By replacing NMOS 
with PMOS transistors, configurations of 'NAND' and 'NOR' can be constructed for series 
and parallel connections respectively. 
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Figure 4.9 Connection and behavior of series and parallel NMOS transistors [3]. 
Therefore, using a combination of series and parallel connections between NMOS 
and PMOS transistors, multiple-input NAND and NOR gates (and even more complex 
compound gates circuits) can be constructed. For example, a two-input NAND gate and a 
two-input NOR are illustrated in Fig. 4.10 and Fig. 4.11 respectively. 
A 
Figure 4.10 A CMOS 2-input NAND gate. 
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B 
Figure 4.11 A CMOS 2-input NOR gate. 
4.5 Test Structures 
Test structures are important for the use of calibration of the process and 
characterization of the materials and devices. There are various commonly used test 
structures available. Patterns for the Van der Pauw (VDP) method for determination of 
sheet resistance and the transfer length method (TLM) for determining contact resistance 
were included in the mask design. 
4.5.1 Van der Pauw and Resistivity and Conductivity 
The resistivity p and conductivity cr of a semiconductor are defined by 
(4.14) 
where n and p are the free electron and hole concentrations, and µn and µp are the electron 
and hole mobilities, respectively. Generally only one of the two terms is important because n 
>> p or p >> n under most conditions. Yet, either the carrier concentration or mobility must 
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be known in order to calculate the resistivity. Hence resistivity measurement techniques such 
as a four-point probe are needed, as shown in Figure 4.12. 
_J_~-.-.~~f-'-~-¥----~.,_-
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Figure 4.12 Four-point probe measurement method [10]. 
The four-point probe technique was originally proposed by Wenner in 1916 to measure the 
earth's resistivity, referred to in Geophysics as Wenner's method. It was adopted for 
semiconductor wafer resistivity measurements by Valdes in 1954. [11] 
From Figure 4.12, the sample resistance is measured by applying a current that flows 
through the semiconductor sample between the outer two probes while measuring the voltage 
between the inner probes. The advantage of using four probes over two is to eliminate the 
contact resistance and spreading resistance associated with the use of two probes. 
An alternative technique was developed by van der Pauw [12]. The irregularly 
shaped van der Pauw structure has the advantage of smaller sample size for resistivity 
measurement. Consider the flat sample of a conducting material of arbitrary shape, with 
contacts 1, 2, 3, and 4 along the periphery as shown in Figure 4.13. 
2 
Figure 4.13 Arbitrarily shaped sample with four contacts [10]. 
The resistance R12, 34 is defined as 
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R = V34 
12,34 1 
12 
(4.15) 
where the current 112 enters the sample through contact 1 and leaves through contact 2 and 
V 34 = V3 - V 4 is the voltage difference between the contacts 3 and 4. R13,41 is defined 
similarly. The resistivity is given by [16] 
_ m (R12,34 + R23,41) F 
p- ln(2) 2 
(4.16) 
where Fis a function only of the ratio Rr = R12, 34/ R23, 41, satisfying the relation 
R, -1 = __£._arcosh(exp[ln(2)/ F ]) 
R, + 1 ln(2) 2 
(4.17) 
For a symmetrical sample such as a circle or a square, Rr = 1 and F = 1. This allows 
Equation 4.17 to be simplified to give the resistivity as 
m: p = --R12 34 = 4.532tR12 34 
ln(2) ' · 
(4.18) 
The sheet resistance is given by 
p 
Ps = - = 4.532R12 34 
t ' 
( 4.19) 
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4.6.2 Transfer Length Model and Contact Resistance 
The transfer length model, originally proposed by Shockley [13), is one of the 
popular methods used to determine the contact resistance. This technique uses multiple 
contacts with unequal spacing between contacts, as shown in Figure 4.14. 
d 
Figure 4.14 A transfer length method test structure. Typical values might be: L = 50 
µm, W = 100 µm, W - Z = 5 µm (should be as small as possible), d:::::: 5 to 50 µm [13). 
For contacts with L ~ 1.5 LT, we find the total resistance between any two contacts to 
be given by 
R = Psd +2R 
T z c 
(4.20) 
where Re is the contact resistance, Ps is the semiconductor sheet resistance. 
As illustrated in Figure 4 .14, the total resistance is measured using various contact 
spacing ( d) and plotting RT as a function of d. Three parameters can be extracted from this 
plot. The slope Mr = Ps leads to the sheet resistance, with the contact width Z 
!id z 
independently measured. The intercept at d = 0 is RT = 2Rc, giving the contact resistance. 
The intercept at RT= 0 gives d = 2LT, which in turn can be used to calculate the specific 
contact resistance with Ps known from the slope of the plot. 
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4. 7 Process simulation 
There are a number process simulation software packages available that are useful for 
predicting the results of a particular process. Suprem4 is one of the state-of-the-art 
semiconductor process simulators that is widely used in semiconductor industry for design, 
analysis and optimization of silicon fabrication technologies. For this process, Suprem4 is 
being used to simulate the diffusion process by predicting the geometry, dopant distributions 
and the junction depth of a process, as shown in Figure 4.15 to 4.17 for the p-well, PMOS 
source/drain, and NMOS source/drain respectively. 
Junction Depth~ wn 
Figure 4.15 Pwell doping profile. 
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Figure 4.16 PMOS source/drain doping profile. 
Junction Depth, um 
Figure 4.17 NMOS source/drain doping profile. 
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By simulating the required doping concentration and junction depth for the layers 
mentioned in Chapter 3, an estimation of the doping profile and junction depth can be 
calculated. As shown in the above figures, the surface doping concentration for the P-well is 
on the order of 5 x 1017 cm·3 with a junction depth of about 3 µm. From Figure 4.16, the 
PMOS source and drain region has a surface doping concentration of about 3 x 1017 cm·3 and 
a junction depth of about 0.9µm. Meanwhile, Figure· 4.17 shows the doping concentration 
and the junction depth ofNMOS source and drain region to be 6 x 1018 cm·3 and 0.8µm 
respectively. 
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CHAPTERS 
DEVICE TESTING AND RESULTS 
5.1 MOS Capacitor 
The cross section of a MOS capacitor is shown in Figure 5.1. It consists of a 
conducting gate electrode on top of a thin layer of silicon oxide grown on a silicon substrate. 
Semiconductor 
Sub•aral~ 
Figure 5.1 Schematic cross section of a MOS capacitor [5]. 
Both P-well and N-type substrate capacitors were fabricated with areas of 
50µmx50µm, 1OOµmx1 OOµm, 200µmx200µm, and 400µmx400µm. The capacitors built in 
the P-well had surface boron doping concentration of about 5 x 10 16 to 1017 cm-3. On the 
other hand, N-type substrate capacitors were built directly on the N-type substrate, which had 
doping concentration of about 1 x 1015 cm-3 . The thin oxide layer for both capacitors is 350A. 
Top views of the two types of capacitors are shown in Figs. 5.2 and 5.3. 
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Figure 5.2 P-well capacitor. Figure 5.3 N-type substrate capacitor. 
The capacitance-voltage (C-V) curves of the devices were measured using a Hewlett 
Packard 4280A lMHz C-Meter/C-V plotter. The measured CV curves are compared with the 
theoretical equation of the total space charge per unit area in the semiconductor 
Q~ = ±.J2.qpOLD exp[- 'l'(O)]+ 'l'(0) - 1 + ~{exp['I'(O)]- 'l'(0)-1} 
Po 
where Ln is the Debye length in the p-type material, 
(5.1) 
(5.2) 
and 'l'(O) is the semiconductor band-bending at the semiconductor-oxide interface. The CV 
plots for p-well capacitors are shown in Figure 5.4. 
50umx50um MOS capacitor with P-well 
4.----------.-------. 
: - Ideal 
LL:.' 3.5 - - - - - - - _ _ _ _ _ _ ~ - Measured 
s 
I 
--------------~- -----------' 
I ----------- --r-------------
I ------------- --------------
1.5 ...__ ____ __._ _____ __, 
-5 0 5 
Gate Voltage Vg M 
200umx200um MOS capacitor with P-well 
50 ~-------.-------. 
: - Ideal 
LL:.' 45 - - - - - - - - ____ ~ - Measured 
.$ 
25'--------'------~ 
-5 0 5 
Gate Voltage Vg M 
48 
100umx100um MOS capacitor with P-well 
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Figure 5.4. Measured and theoretical C-V plots for P-well MOS capacitors. 
From Figure 5.4, we observe that the measured CV plots for p-well capacitors are 
shifted toward more positive voltages when compared to the theoretical curves. The shift 
may be caused by a number of things, but it is likely that most of the shift is due to a fixed 
amount of negative oxide charge existing in the gate oxide or at the oxide-semiconductor 
interface. We can estimate the amount of positive fixed oxide charge by multiplying the 
changes in the voltage and the oxide capacitance by applying the equation 
Q0 xide = qn0 x = ~V * C0x, where nox is the sheet density of charge in the oxide. The CV curves 
for 50µm by 50µm capacitor are separated far apart due to the parasitic capacitance found 
within the structure. This effect becomes less significant for the other capacitors because of 
their wider range of the capacitance. 
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Table 5.1 lists the oxide charge corrections needed to make the measured and 
simulated C-V curves match more closely. Also note that !1Vis the mid-point vo~tage 
difference between the ideal and measured curves. 
Area Measured Oxide Change in voltage, Oxide charge, 
? (µm-) Capacitance, Vg = -5V !1V (Volt) QOxide (Cm -2 ) 
Cox(pF) 
50 x 50 3.56 0.98 8.7 x 10 11 
100 x 100 11.56 0.93 6.7 x 1011 
200 x 200 45.21 0.88 6.2xl0 11 
400 x 400 172.67 0.82 5.5xl011 
Table 5.1 Negative oxide charges found in different area of P-well capacitors. 
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Figure 5.5 CV plots for N-type substrate MOS capacitors. 
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Similarly in Figure 5.5, the measured CV curves for N-type substrate capacitors are 
shifted to more negative voltages compare to the theoretical ideal curve. Again, due to the 
small capacitance variation of the 50µm by 50µm capacitor, the curves are far apart from 
each other. By applying the same analysis, the positive oxide charges found within the 
capacitors are shown in Table 5.2. 
Area Measured Oxide Change in voltage, Oxide charge, 
(µmz) Capacitance, V g = 5V ~V (Volt) QOxide (cm -Z ) 
CaxCPF) 
50 x 50 3.58 0.57 5.1x1011 
100 x 100 11.57 0.56 4.0 x 1011 
200 x 200 45.23 0.51 3.6 x 1011 
400 x 400 180.13 0.45 3.2 x 1011 
Table 5.2 Positive oxide charges found in different area ofN-type substrate capacitors. 
Also note that there is a different phenomenon in Figure 5 .2. Besides the parallel 
shift, the measured CV curves are a little bit "smeared out". This indicates that there are 
interface states present at the oxide-semiconductor interface. The charge of the interface 
states is a function of the gate voltage applied across the capacitor. 
A total of 32 capacitors of each size were constructed and measured, with 16 separate 
dies on each wafers. These capacitors were measured with the applied gate voltage of-5V. 
Figure 5.6 shows the histogram of p-well capacitors with various areas. Table 5.3 shows the 
mean and standard deviation of the measurements. 
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Figure 5.6 Histogram of p-well capacitors. 
P-well Capacitor Mean,µ Standard Deviation, a 
50µm x 50µm 3.56 pF 0.22 
lOOµm x lOOµm 11.56 pF 0.44 
200µm x 200µm 45.21 pF 1.19 
400µm x 400µm 172.67 pF 7.82 
Table 5.3 Mean and standard deviation of oxide capacitance for p-well capacitor. 
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Figure 5.7 Histogram ofN-type substrate capacitors. 
N-type substrate Capacitor Mean,µ Standard Deviation, cr 
50µm x 50µm 3.58 pF 0.21 
lOOµm x lOOµm 11.56 pF 0.37 
200µm x 200µm 45.23 pF 1.09 
400µm x 400µin 180.13 pF 7.04 
Table 5.4 Mean and standard deviation of oxide capacitance for N-type substrate capacitor. 
The histograms of oxide capacitance for N-type substrate capacitors are shown in 
Figure 5.7 and their corresponding mean and standard deviation are listed in Table 5.4. From 
the results above, we can conclude that we have a uniform thickness of the gate oxide and 
also good control of the doping concentration of the boron diffusion over the wafers. 
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5.2 MOS Transistors 
5.2.1 NMOS transistors 
The MOS transistors investigated in this research were fabricated with using n-type 
substrate and thus the p-well was needed for NMOS transistors. The transistors were 
fabricated with a six-mask photolithography process that has W/L ratios of 10/5, 2015, 4015, 
20/10, 40/10, and 80/10. Figure 5.8 shows one of the NMOS transistors with W/L ratio of 
10µm/5µm with lOOµmxlOOµm pad connections to the source, drain, gate and body 
respectively. A more detailed photo of this transistor is shown in Fig. 5.9. 
Probe 
scratches 
Figure 5.8 NMOSl transistor with W/L of 10µm/5µm. 
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Figure 5.9 Detailed version ofNMOSl transistor. 
The drain current as function of drain voltage for one NMOS transistor (W/L = 
10µm/5µm) is shown in Fig. 5.10. The drain current, Id is measured from VDs = 0 to 5 Volts 
at gate voltage values ofVGs = 2, 3, 4, and 5 Volts to obtain the 1-V curves. Figure 5.11 
shows the square root of the drain current as a function of gate voltage. The threshold voltage 
is extracted to be about 1. 7 5 V. 
NMOS1, W/L = 10um/5um 
6.00E-04 
Vo= 5V 
5.00E-04 · 
32 
...;4.00E-04 · 
c 
~ 
:; 3.00E-04 
0 
c 
'cu 2.00E-04 · 
Lo c Vo= 3V 
1.00E-04 
O.OOE+OO ~, 
Vo= 2V 
0 2 3 4 5 
Drain Voltage, Vds 
Figure 5 .10 1-V curve for NMOS 1 transistor. 
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,--·--~-M0~1, W/L=10um/5um 
I 
2.50E-02 ·~---------------... 
i 2.00E-02 ----------------
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:§" 1.50E-02 
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et:: 1.00E-02 +-------------..__----i 
Vt= 1.75 Volt 
O.OOE+OO ... ---.--~-:----...,.----...-------! 
0 2 3 4 5 
Gate Voltage, Vg 
Figure 5.11 Threshold voltage for NMOS 1 transistor. 
In addition, the slope of the line is about 5.66 x10-3 (A) 112Nolt. Based on the theories 
on Chapter 4, the field effective mobility for this transistor can be calculated according to the 
following 
2x(s.66x10-3 Amp112J2 2 
µ = 2 x slope2 = Volt = 320 cm evlr f ax ~%}9.866x10_.J:;d Vs 
which yields a value of 320 cm2N·s. This calculation is done assuming that the gate oxide 
thickness of 350A. 
56 
Figures 5 .12 and 5 .13 show the Io-Vos curves and threshold voltage plot for NMOS 5 
having W/L = 40µm/10µm .. The drain current is measured from Vos= 0 V to 5 V with gate 
voltage values ranging from V GS = 1 to 5 Volts to obtain the 1-V curves. 
NMOS5 W/L=40um/1 Oum 
6.00E-04 · 
5.00E-04 · 
::!:! 
...,;- 4.00E-04 c: 
Q) ... ... 3.00E-04 :J 
() 
c: 
'iii 2.00E-04 ... c 
1.00E-04 
O.OOE+OO . 
0 2 3 
Drain Voltage, Vds 
Figure 5.121-V curve for NMOS5 transistor. 
Similarly, the threshold voltage for this transistor was measured to be 2.48 V as 
shown in Figure 5.13 . The slope of the extrapolated line is measured to be 6.56x10-3 A 112N , 
giving a mobility of approximately 218 cm2N·s. 
NMOS5 W/L=40um/1 Oum 
0.018 
0.016 
0.014 
0.012 
S' 0.01 
~ ii. 0.008 
0.006 
0.004 
0.002 
0 
0 2 3 4 5 
Gate Voltage, Vg 
Figure 5.13 Threshold voltage for NMOS5 transistor. 
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Figures 5.14 to 5.19 show histograms of extracted parameters for the all of the NMOS 
transistors in the test collection. 
Figure 5.14. Histogram of parameters forNMOSl transistor. 
Figure 5.15. Histogram of parameters forNMOS2 transistor. 
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Figure 5.16. Histogram of parameters forNMOS3 transistor. 
Figure 5.17. Histogram of parameters for NMOS4 transistor. 
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Figure 5 .18. Histogram of parameters for NMOS5 transistor. 
Figure 5 .19. Histogram of parameters for NMOS6 transistor. 
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From the above results, we can conclude that we have good functional NMOS 
transistors, even though the threshold voltage is somewhat on the high side. This can be 
easily be modified by decreasing the boron doping concentration for the p-well region. Also, 
the performance of these transistors is fairly uniform over the wafers tested. 
5.2.2 PMOS transistor 
The PMOS transistors are built directly on the N-type substrate. A top-view of one is 
shown in Figure 5.20. 
Figure 5.20 Detailed view of PMOS2 transistor. 
The drain current Ict of PMOS2 (W/L = 20 µm/5 µm) was measured with Vos= - 8 V 
to 0 Vat gate voltage values of V Gs= -5, -4, -3 , and -2 V. The 10 -Vos characteristics are 
shown in Fig. 5 .21 . Furthermore, the threshold voltage and the mobility are obtained from the 
plot of the square root of the drain current vs. V Gs, with the gate voltage ranging from - 5 to 0 
V, as shown in Fig. 5.22. 
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PMOS2, W/L=20um/5um 
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fL __ _.g,.......,,==~===~~::::~~ -1.00E-04 
i---V~o~=_-_2_V _______ ~_,,,__--1 -2.00E-04 
.,;- F-=-=----=-=-= ----------f----- --1 -3.00E-04 
c: Vo= -3V 
~ i--------------,- - ----1 -4.00E-04 
::::s 
U i::;;:;::::;;;::;;;=--====----;;~-----4 -5.00E-04 
c: ·e t---'~-~----~-------1 -6.00E-04 
c 
t---------=~=----------1 -7.00E-04 
i---++--~-r-+1~-----------1 -8.00E-04 
"'----------------' -9.00E-04 
Drain Voltage, Vds 
Figure 5.211-V curve for PMOS2 transistor. 
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- ---------------- 0.03 
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Figure 5 .22 Threshold voltage for PMOS2 transistor. 
The threshold voltage for this transistor was measured to be -1.21 V. The slope of the 
extrapolated line is measured to be 7.88 xl0-3 A 112N , which gives a hole mobility of 
approximately 310 cm2N·s. 
62 
Performing the same measurements on PMOS5, whose W/L ratio is 40µm/1 Oµm, we 
obtain the Io-Vos and Io l/2 - Vos curves shown in Figs. 5.23 and 5.24. 
:E 
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c: 
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c 
-------------------------------
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I 
~-----------------' -1.20E-03 
Drain Voltage, Vds 
Figure 5.23 I-V curve for PMOS5 transistor. 
PMOS 5, W/L = 40um/1 Oum 
Vt= -1.21 Volts 
r---------~~--------i 1.00E-02 
L---.-----.-------,--__::~--___. O.OOE+OO 
-5 -4 -3 -2 -1 0 
ate Voltage, Vg 
~------------------ ---~ 
Figure 5.24 Threshold voltage for PMOS5 transistor. 
Extracting parameters, we found the threshold voltage to be -1.21, the slope of the 
extrapolated line is measured to be 6.67x10-3 A 112N , and the mobility to be approximately 
240 cm2N ·s. 
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Below are histograms showing the results all of the PMOS transistors on the 32 dice 
available for testing. There are 3 major parameters being extracted, namely early voltage, 
threshold voltage, and electron mobility from Figure 5.25 to 5.30. 
Figure 5.25 Histogram of parameters for PMOSI transistor. 
Figure 5.26 Histogram of parameters for PMOS2 transistor. 
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Figure 5.27 Histogram of parameters for PMOS3 transistor. 
Figure 5 .28 Histogram of parameters for PMOS4 transistor. 
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Figure 5.29 Histogram of parameters for PMOS5 transistor. 
Figure 5.30 Histogram of parameters for PMOS6 transistor. 
From our results, we see a fairly consistent set of parameters, implying good 
reproducibility for the PMOS transistors. 
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5.3 CMOS Inverters 
The CMOS inverter is one of the most important elements in IC design. The theory 
and mode of operation of was presented in Chapter 4. Here we look at the experimental 
results. Fig. 5.31 shows a top view of a p-well CMOS inverter with PMOS transistor on the 
left and NMOS transistor on the right side. A more detailed version of this picture is shown 
in Fig. 5.32, and a circuit schematic is shown in Fig. 5.33. 
Figure 5.31 Inverter 4. 
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[.>~-
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Figure 5.32 Detailed version of inverter 4. Figure 5 .33 Schematic of inverter 4. 
This particular inverter consists of two individual transistors with the same W/L ratio 
of 20µm/10µm. As shown in the above figures, the gates of these transistors are tied to the 
input while the drain connections are tied to the output. The transfer characteristic of this 
inverter is shown the next figure. 
5 
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Figure 5.34 Transfer characteristic of inverter 4. 
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A pseudo-NMOS inverter is similar to the regular CMOS inverter except that the gate 
of the PMOS transistor is connected directly to ground. Top views of a pseudo-NM OS 
inverter are shown in Figs. 5.35 and 5.36. The schematic is shown in Fig. 5.37. Both the 
NMOS and PMOS transistors have the same W/L ratio of 40µm/5µm. 
Figure 5.35 Detailed version of pseudo inverter 3. 
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Figure 5.36 Detailed of pseudo inverter 3. Figure 5.37 Schematic of pseudo 
inverter 3. 
As discussed in Chapter 4, the PMOS transistor of a pseudo inverter is always on and 
acts somewhat like a resistor load. The output is related to the input through the operation of 
the NMOS transistor. The transfer characteristic of this pseudo inverter is shown below. 
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Figure 5 .3 8 Transfer characteristic of pseudo inverter 3. 
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5.4 Test Structure 
5.4.1 Van der Pauw (VDP) 
One of the Van der Pauw structures from the chip is shown in Fig. 5.39. As 
mentioned earlier, we can use this structure to measure the sheet resistance and compare it 
with the 4-point probe measurements. The results are shown in Table 5.5 . 
Figure 5.39 Van der Pauw structure. 
Pwell 
+ . p reg10n 
4-point probe 
519.22 Q{J 
704.77 Q{J 
VD P structure 
428.42 Q{J 
693 .17 Q;O 
Table 5.5 Sheet resistance measurements. 
From the results, we can conclude that this structure provides us a good estimation on 
the sheet resistance. 
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5.4.2 Transfer Length Model (TLM) 
There are 2 types of TLM structure included on the chip, N-type diffusion in the P-
well (TLMl) and P-type diffusion built directly in the N-type substrate (TLM2). The contact 
via of these models are separated with a known distance, lOµm, 20µm, 40µm, 80µm and 
160µm. By measuring the resistance between two contacts, we can obtain a linear 
relationship between total resistance and the contact distances. Then, we can extract the 
contact resistance from this relationship, as shown in Figs. 5.41 and 5.43. 
Figure 5.40 N-type diffusion transfer length model. 
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Figure 5 .41 Contact resistance found in TLM 1. 
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Figure 5.42 N-type diffusion transfer length model. 
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Figure 5.41 Contact resistance found in TLM2. 
It is clear that the contact resistance for TLM2 is much smaller compare to the value 
found in TLM 1. 
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CHAPTER6 
SUMMARY AND CONCLUSION 
This research focused on the development of a P-well CMOS transistor fabrication 
process that has a fast turnaround time, and is relatively inexpensive, and is easy to use. Most 
popular CMOS fabrication process uses either N-well or twin-tub approaches in order to 
have good device isolation and better overall performance. The disadvantages of these 
processes are that they are very complex and require fairly exact processing for most of the 
steps. Given our goals, the P-well process is the better alternative. The bulk involved of the 
work involved the design and fabrication of the photomasks needed for the process, and the 
sorting out of the details of the various processing steps needed to build the chips. 
The CMOS transistors built in this research were grown on 3 inch, <100> oriented N-
type or phosphorus doped wafers with resistivity from 1 to 10 Qcm. One of the issues we 
needed to resolve was to decide on the method of doping for the P-well region. To achieve 
operational NMOS transistors, we required a relatively low-doped P-well region to begin 
with. Therefore, ion implantation was our first choice, but ion implantation became a limit in 
our processing sequence because we had to ship the wafers to an implant vendor. Thus, we 
turned to the alternative of using conventional furnace diffusion doping. The diffusion 
worked well after precise calculation on the temperature and time for both deposition and 
drive steps. Once the P-well was constructed, it is followed by the formation of a PMOS 
source and drain region as well as the formation of NMOS source and drain region. The next 
crucial step is to grow a thin and high quality silicon oxide by using dry oxidation to form the 
gate oxide. Contact openings are done next and the last step is to deposit aluminum as the 
gate and other interconnects. Post metallization annealing is another big issue for this 
process. A specific amount of time has been contributed to learn more about the effect of this 
low temperature annealing. Due to the fact that the aluminum is directly in contact with the 
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silicon substrate, annealing at about 450°C is usually performed. This anneal, in hydrogen 
ambient, is also done to anneal out interface traps at the Si-Si02 interface in the gates. 
However, the solubility of silicon in aluminum is significant even at this temperature. In 
short, we have to deal with the possibility of aluminum penetrating any of the source/drain 
reg10ns. 
Operational device wafers were fabricated following several fabrication runs needed 
to iron out processing issues. These transistors were built with a gate oxide layer of thickness 
350A and W/L ratios of 10/5, 20/5, 40/5, 20/10, 40/10, and 80/10. A single metal layer was 
used to form the gate, source/drain contacts, and interconnects. The overall performance of 
the devices is uniform over different wafers. For NMOS transistors, the average threshold 
voltage is about 2.12 V, an electron mobility in the channel of 220 cm2Ns, and an early 
voltage of 325 V. On the other hand, the values for PMOS are 1.15 V, 250 cm2Ns, and 85 V 
respectively. 
CMOS process 
Spring 2003 
Iowa State University 
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APPENDIX A 
PROCESS TRAVELER 
Start Date 12/2/02 
~~~~~~~~~~~~-
Starting Material 
Orientation: <100> 
Dopant: NIP 
Resistivity: 1-10 n-cm 
Diameter: 3 inch 
Thickness: 350-400 µm 
Lot Identification: 
Wafer Count 
Device wafers: 2 
Test wafers: 3 
DDD~I __ 
TW1 TW2 TW3 CMOS device 
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1. Field Oxide Date 12/02/02 Name Nee-Fong Siah 
Oxidize all device wafers, TWl, TW2, TW3. 
Standard Clean Use plastic tweezers after cleaning wafers 
D SC-1: 15 minutes at 80°C 
2500 ml DI H20 + 500 ml NH40H + 500 ml H20 2 
D Cascade rinse: 5 minutes 
D HF dip: 15 seconds in 50: 1 HF 
D Cascade rinse: 1 minute 
D SC-2: 15 minutes at 80°C 
3000 ml DI H20 + 500 ml HCl + 500 ml H20 2 
D Cascade rinse: 3 minutes 
D Spin rinse/dry 
Wet Oxidation Use plastic tweezers 
D Push: Ambient: 0.3 slpm dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
D Ramp up: Ambient: 0.3 slpm dry N2 
Final temperature: 1150 °C 
Elapsed time: 27 minutes 
D Bubbler on: Temperature: 98 °C 
Bubbler N2: 200 seem-switch to vent 
D Oxidation: Ambient: 200 seem bubbler N2 - switch to tube 
Temperature: 1150 °C 
Time: 30 minutes 
D Bubbler off: Power: off 
Bubbler N2: off- switch to vent 
D Ramp down: Ambient: 0.3 slpm dryN2 
Final temperature: 800°C 
Elapsed time: 80 minutes 
D Pull: Ambient: 0.3 slpm dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
Measure oxide thickness TWl 5363A 
~~~~~'-=-""':"-~~~~~~~~-
T W 2 5353A 
~~~~~~~~~~~~~~~-
T W 3~~~--=-'53~6~9=A'--~~~~~~-
TW1 TW2 TW3 CMOS device 
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2. Pattern for p-well Date 12/11/02 Name Nee-Fong Siah 
Use CMOS mask level 1 
Pattern and etch all device wafers. Do not do any lithography on the test wafers. Use TWl 
only for etch rate calibration. Do not etch TW2 or TW3 
Pattern Photoresist Use metal tweezers 
D Spin HMDS: 4000 rpm for 40 seconds 
D Spin photoresist: AZ5209 photoresist: 4000 rpm for 40 seconds 
D Prebake: 100°C for 1 minute on Hotplate 
D Expose: 78 seconds 
D Develop: MIF-312 1: 1.2 developer for -~6_0~_seconds 
D Cascade rinse: 3 minutes 
D Dry: 
D Inspect: 
D Postbake: 120°C for 25 minutes 
Si02 Etch & Photoresist Strip Use metal tweezers 
D BOE: 18 minutes 
D Cascade rinse: 3 minutes 
D Acetone # 1: 3 minutes 
D Acetone #2: 3 minutes 
D Methanol: 1 minute 
D Cascade rinse: 3 minutes 
D Spin rinse/dry: 
[ 
TW1 TW2 TW3 CMOS device 
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3. Boron Diffusion for p-well Date 12/11/02 Name Nee-Fong Siah 
Standard Clean Use plastic tweezers after cleaning wafers 
D SC-1: 15 minutes at 80°C 
D Cascade rinse: 
D HF dip: 
D Cascade rinse: 
D SC-2: 
D Cascade rinse: 
2500 ml DI H20 + 500 ml NH40H + 500 ml H20 2 
5 minutes 
15 seconds in 50:1 HF 
1 minute 
15 minutes at 80°C 
3000 ml DI H20 + 500 ml HCl + 500 ml H20 2 
3 minutes 
Boron Deposition Use plastic tweezers 
D Push Ambient: 
D Recovery 
D Source 
D Soak 
D Pull 
De glaze 
D BOE: 
D Cascade rinse: 
Spin rinse/dry 
Temperature: 
Rate: 
Ambient: 
Temperature: 
Time: 
Ambient: 
Temperature: 
Time: 
Ambient: 
Temperature: 
Time: 
Ambient: 
Temperature: 
Rate: 
2 minutes 
3 minutes 
Measure sheet resistance: TWl 
0.3 slpm dry N2 
800°C 
1 inch every 15 seconds 
1 lpm N2 + 1 lpm 02 
850°C 
20 minutes 
l lpmN2 + l lpm02 +40 sccmH2 
850°C 
2 minutes 
2 lpm N2 
850 °C 
40 minutes 
2 lpm N2 
850°C 
1 inch every 15 seconds 
50.55 0/0 
~~~~~~~~~~~~~~~~ 
[ 
TW1 TW2 TW3 CMOS device 
79 
4. p-well drive Date 12/11102 Name Nee-Fong Siah 
Perform the drive on all device wafers and both test wafers. 
p-well Drive Use plastic tweezers 
D Bubbler on: Temperature: 98°C 
(if used) Bubbler N2: 200 seem-switch to vent 
D Push: 
D Rampup: 
D Drive: 
D Ramp down: 
D Pull: 
TW1 TW2 
Ambient: 
Temperature: 
Rate: 
Ambient: 
Final temperature: 
Elapsed time: 
Ambient: 
Temperature: 
Time: 
Ambient: 
0.3 slpm dry N2 
800°C 
1 inch every 15 seconds 
0.3 slpm N1 
1125 °C 
23 minutes 
Water vapor I 0.3 slpm N2 
1125 °C 
14 minutes I 226 minutes 
0.3 slpm dry N2 
Final temperature: 800°C 
Elapsed time: 90 minutes 
Ambient: 0.3 slpm dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
:z.:'i··,. 
TW3 CMOS device 
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5. Pattern for PMOS source/drain Date 12112/02 Name Nee-Fong Siah 
Use CMOS mask level 2 
Pattern and etch all device wafers. Do not do any lithography on the test wafers. Use TW2 
only for etch rate calibration. Do not etch TWl or TW3 
Pattern Photoresist Use metal tweezers 
D Spin HMDS: 4000 rpm for 40 seconds 
D Spin photoresist: AZ5209 photoresist: 4000 rpm for 40 seconds 
D Pre bake: 100°C for 1 minute on Hotplate 
D Expose: 78 seconds 
D Develop: MIF-312 1: 1.2 developer for -~6~0 __ seconds 
D Cascade rinse: 3 minutes 
D Dry: 
D Inspect: 
D Postbake: 120°C for 25 minutes 
Si02 Etch & Photoresist Strip Use metal tweezers 
D BOE: 19 minutes 
D Cascade rinse: 3 minutes 
D Acetone # 1 : 3 minutes 
D Acetone #2: 3 minutes 
D Methanol: 1 minute 
D Cascade rinse: 3 minutes 
D Spin rinse/ dry: 
TW1 TW2 TW3 CMOS device 
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6. Boron dep. for PMOS source/drain Date 12/12/02 Name Nee-Fong Siah 
Deposit boron on all device wafers and on TW2. Do the standard clean on TWl and TW3, 
but do not put them into the furnace. 
Standard Clean Use plastic tweezers after cleaning wafers 
D SC-1 : 15 minutes at 80°C 
D Cascade rinse: 
D HF dip: 
D Cascade rinse: 
D SC-2: 
D Cascade rinse: 
D Spin rinse/dry 
2500 ml DI H20 + 500 ml NH40H + 500 ml H20 2 
5 minutes 
15 seconds in 50: 1 HF 
1 minute 
15 minutes at 80°C 
3000 ml DI H20 + 500 ml HCl + 500 ml H20 2 
3 minutes 
Boron Deposition Use plastic tweezers 
D Push Ambient: 
D Recovery 
D Source 
D Soak 
D Pull 
De glaze 
D BOE: 
D Cascade rinse: 
D Spin rinse/dry 
TW1 TW2 
Temperature: 
Rate: 
Ambient: 
Temperature: 
Time: 
Ambient: 
Temperature: 
Time: 
Ambient: 
Temperature: 
Time: 
Ambient: 
Temperature: 
Rate: 
2 minutes 
3 minutes 
TW3 
0.3 slpm dry N2 
800°C 
1 inch every 15 seconds 
1 lpm N2 + 1 lpm 02 
850°C 
20 minutes 
l lpmN2 + l lpm02 +40 sccmH2 
850°C 
2 minutes 
2 lpm N2 
850 °C 
30 minutes 
2 lpm N2 
850°C 
1 inch every 15 seconds 
CMOS device 
82 
7. Boron drive Date 12/12/02 Name Nee-Fong Siah 
Perform the boron on all device wafers, TWl, TW2, TW3. 
If proceeding directly from boron deposition to boron drive, the standard clean step can be 
omitted. 
Standard Clean Use plastic tweezers after cleaning wafers 
Low-Temperature Oxidation (LTO) and Boron Drive Use plastic tweezers 
D Bubbler on: Power: on · 
Bubbler N2: 200 seem-switch to vent 
o Push: Ambient: 0.3 slpm dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
D LTO: Ambient: 200 seem bubbler N2 Bubbler switch to tube 
Temperature: 800°C 
Time: 30 minutes 
D Bubbler off: Power: off 
Bubbler N2: off- switch to vent 
o Ramp up: Ambient: 0.3 slpm N1 
Final temperature: 1050 °C 
Elapsed time: 17 minutes 
D Drive: Ambient: Water vapor I 0.3 slpm N1 
Temperature: 1125 °C 
Time: 21.3 minutes I 38.7 minutes 
D Ramp down: Ambient: 0.3 slpm dry N2 
Final temperature: 800°C 
Elapsed time: 60 minutes 
D Pull: Ambient: 0.3 slpm dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
TW1 TW2 TW3 CMOS device 
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8. pattern for NMOS source/drain Date 12/13/02 Name Nee-Fong Siah 
Use CMOS mask level 3 
Pattern and etch all device wafers. Do not do any lithography on the test wafers. Use TWl 
only for etch rate calibration. Do not etch TW2 or TW3 
Pattern Photoresist Use metal tweezers 
D Spin HMDS: 4000 rpm for 40 seconds 
D Spin photoresist: AZ5209 photoresist: 4000 rpm for 40 seconds 
D Prebake: 100°C for 1 minute on Hotplate 
D Expose: 78 seconds 
D Develop: MIF-312 1:1.2 developer for 60 . seconds 
D Cascade rinse: 3 minutes 
D Dry: 
D Inspect: 
D Postbake: 120°C for 25 minutes 
Si02 Etch & Photoresist Strip Use metal tweezers 
D BOE: 15 minutes 
D Cascade rinse: 3 minutes 
D Acetone # 1 : 3 minutes 
D Acetone #2: 3 minutes 
D Methanol: 1 minute 
D Cascade rinse: 3 minutes 
D Spin rinse/dry: 
Measure sheet resistance: TWl 43.88 Q/O 
~~~_....:.;::....:.=-=...==-=:,___~~~~~~~~~~ 
TW1 TW2 TW3 CMOS device 
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9. Phosphorus deposition Date 12/13/02 Name Nee-Fong Siah 
Deposit phosphorus glass on all device wafers and TWl. Clean TW2 and TW3, but do not 
include them in the deposition. 
Standard Clean Use plastic tweezers after cleaning wafers 
D SC-1: 15 minutes at 80°C 
D Cascade rinse: 
D HF dip: 
D Cascade rinse: 
D SC-2: 
D Cascade rinse: 
D Spin rinse/dry 
2500 ml DI H20 + 500 ml NH40H + 500 ml H20 2 
5 minutes 
15 seconds in 50: 1 HF 
1 minute 
15 minutes at 80°C 
3000 ml DI H20 + 500 ml HCl + 500 ml H20 2 
3 minutes 
Phosphorus Deposition Use plastic tweezers 
D Push: 
o Source: 
D Pull: 
De glaze 
D BOE: 
D Cascade rinse: 
D Spin rinse/dry: 
TW1 TW2 
Ambient: 
Temperature: 
Rate: 
Ambient: 
Temperature: 
Time: 
Ambient: 
Temperature: 
Rate: 
2 minutes 
3 minutes 
TW3 
1 lpm N2 
900°C 
0. 5 inch every 1 second 
1 lpm N2 
900°C 
20 minutes 
1 lpm N2 
900°C 
1 inch every 2 seconds 
CMOS device 
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10. Phosphorus drive Date 12/13/02 Name Nee-Fong Siah 
Include all device and test wafers in the drive. 
Standard Clean Use plastic tweezers after cleaning wafers 
D SC-1: 15 minutes at 80°C 
D Cascade rinse: 
D HF dip: 
D Cascade rinse: 
D SC-2: 
D Cascade rinse: 
D Spin rinse/dry 
2500 ml DI H20 + 500 ml NH40H + 500 ml H20 2 
5 minutes 
15 seconds in 50: 1 HF 
1 minute 
15 minutes at 80°C 
3000 ml DI H20 + 500 ml HCl + 500 ml H20 2 
3 minutes 
Phosphorus Drive Use plastic tweezers 
o Push: Ambient: 0.3 slpm dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
D Ramp up: Ambient: 0.3 slpm N? 
Final temperature: 1050 °C 
Elapsed time: 17 minutes 
D Drive: Ambient: Water vapor I 0.3 slpm N? 
Temperature: 1050 °C 
Time: 21.3 minutes I 38.7 minutes 
o Ramp down: Ambient: 0.3 slpm dry N2 
Final temperature: 800°C 
Elapsed time: 60 minutes 
D Pull: Ambient: 0.3 slpm dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
TW1 TW2 TW3 CMOS device 
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11. Etch for gate oxide Date 12113/02 Name Nee-Fong Siah 
Use CMOS mask 4. 
Pattern and etch all device wafers. Do not do not any lithography on the test wafers. Use 
TW3 only for etch rate calibration. Do not etch TWl or TW2. 
Pattern Photoresist Use metal tweezers 
D Spin HMDS: 4000 rpm for 40 seconds 
D Spin photoresist: AZ5209 photoresist: 4000 rpm for 40 seconds 
D Prebake: 100°C for 1 minute on Hotplate 
D Expose: 78 seconds 
D Develop: MIF-312 1:1.2 developer for_~6_0~_seconds 
D Cascade rinse: 3 minutes 
D Dry: 
D Inspect: 
D Postbake: 120°C for 25 minutes 
Si02 Etch & Photoresist Strip Use metal tweezers 
D BOE: 23 minutes 
D Cascade rinse: 3 minutes 
D Acetone # 1 : 3 minutes 
D Acetone #2: 3 minutes 
D Methanol: 1 minute 
D Cascade rinse: 3 minutes 
D Spin rinse/dry: 
TW1 TW2 TW3 CMOS device 
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12. Gate oxide Date 12114/02 Name Nee-Fong Siah 
Oxidize all device wafers and all test wafers. 
Standard Clean Use plastic tweezers after cleaning wafers 
D SC-1: 15 minutes at 80°C 
D Cascade rinse: 
D HF dip: 
D Cascade rinse: 
D SC-2: 
D Cascade rinse: 
D Spin rinse/dry 
2500 ml DI H20 + 500 ml NH40H + 500 ml H20 2 
5 minutes 
15 seconds in 50: 1 HF 
1 minute 
15 minutes at 80°C 
3000 ml DI H20 + 500 ml HCl + 500 ml H20 2 
3 minutes 
Dry Oxidation Use plastic tweezers 
D Push: Ambient: 0.3 slpm dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
D Ramp up: Ambient: 0.3 slpm dry N2 
Final temperature: 1025 °C 
Elapsed time: 15 minutes 
D Drive: Ambient: 1 slpm 0 2 
Temperature: 1025 °C 
Time: 19 minutes 
D Ramp down: Ambient: 0.3 slpm dry N2 
Final temperature: 800°C 
Elapsed time: 45 minutes 
D Pull: Ambient: 0.3 slpm dry N2 
Temperature: 800°C 
Rate: 1 inch every 15 seconds 
Measure oxide thickness TWl 2458A 
~~~~;:;....=-..:._~~~~~~~~~~ 
TW1 TW2 
TW2~~~3~4~53~A-'--~~~~~~~~­
TW3 ~~~~3~52~A-'--~~~~~~~~-
D 
TW3 CMOS device 
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13. Etch for contact vias Date 12114/02 Name Nee-Fong Siah 
CMOSmask5. 
Pattern and etch all device wafers. Do not do any lithography on the test wafers. Use 
TW2only for etch rate calibration. Do not etch TWl or TW3. 
Pattern Photoresist 
D SpinHMDS: 
D Spin photoresist: 
D Prebake: 
D Expose: 
Use metal tweezers 
4000 rpm for 40 seconds 
AZ5209 photoresist: 4000 
100°C for 1 minute on Hotplate 
78 seconds 
rpm for 40 
D Develop: 
D Cascade rinse: 
MIF-312 1: 1.2 developer for _~6_0~_seconds 
3 minutes 
D Dry: 
D Inspect: 
D Postbake: 120°C for 25 minutes 
Si02 Etch & Photoresist Strip Use metal tweezers 
D BOE: 15 minutes 
D Cascade rinse: 3 minutes 
D Acetone # 1: 3 minutes 
D Acetone #2: 3 minutes 
D Methanol: 1 minute 
D Cascade rinse: 3 minutes 
D Spin rinse/dry: 
Measure sheet resistance: TW2 48.81 0/0 
~~~~_,..;...-~~=-=~~~~~~~~ 
CJ D 
TW1 TW2 TW3 CMOS device 
seconds 
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14. Contact Metallization Date 12/17/02 Name Nee-Fong Siah 
Deposit metal on all device wafers. Do not metallize the test wafers. 
Metallization Use metal tweezers 
D system used: 
D metal deposited: 
D total thickness: 
TW1 TW2 
Temescal 
aluminum 
0.25µm 
TW3 CMOS device 
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15. Metal contact pattern Date 12/17/02 Name Nee-Fong Siah 
CMOS mask 6. Pattern and etch metal on all device wafers. 
Pattern Photoresist Use metal tweezers 
D Spin HMDS: 4000 rpm for 40 seconds 
D Spin photoresist: AZ5209 photoresist: 4000 rpm for 40 seconds 
D Prebake: 100°C for 1 minute on Hotplate 
D Expose: 78 seconds 
D Develop: MIF-312 1: 1.2 developer for -~6_0~_seconds 
D Cascade rinse: 3 minutes 
D Postbake: 120°C for 25 minutes 
Aluminum etch & Photoresist Strip Use metal tweezers 
D PAN etch: 40 ml H3P04 + 40 ml CH3COOH + 10 ml HN03 + 10 ml H20 
room temperature 
D etch time 3~5 minutes 
D Cascade rinse: 3 minutes 
D Acetone #1: 3 minutes 
D Acetone #2: 3 minutes 
D Methanol: 1 minute 
D Cascade rinse: 3 minutes 
D Spin rinse/ dry: 
Sintering Use metal tweezers 
D Push: Ambient: 
Temperature: 
Rate: 
D Sinter: Ambient: 
Temperature: 
Elapsed time: 
D Pull: Ambient: 
Temperature: 
Rate: 
1 lpm dryN2 
425 °C 
1 inch per second 
1 lpm dry N2 
425 °C 
10 minutes 
1 lpm dryN2 
425 °C 
1 inch per second 
CJ D 
TW1 TW2 TW3 CMOS device 
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APPENDIXB 
CMOS MASK SET 
Index to the photolithography mask levels 
Level 1 - P well 
Level 2 - PMOS Source and Drain 
Level 3 - NMOS Source and Drain 
Level 4 - Gate Oxide 
Level 5 - Contact 
Level 6 - Metal 1 
i=1'=·=~;==;}~=;===;!=1==!:==!•: ! ==:1==:1:~: v1=:==:·===•:1 ==
1
1=:=1=·==··==,·==··==··.:=··.·: .il=.:1:!: ::! .. =.:!=.!:=··:=·=:=• .. :.:.•:=.=i=.:i=i ... •.·: m1 ::::d~~~b:::: 
[) 
NMOS 1 -NMOS transistor 
W/L = 10/5 
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D r=:=:=:===:~= ::::::::::::::~~ ::::::::::::::::: 
NMOS2 -NMOS transistor 
W/L = 2015 
r//////. 
~ ;..'"///. 
~ ~ 
~/////~ 
r/////h 
~/////~ 
~////~ 
NMOS3 -NMOS transistor 
W/L = 4015 
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W////H. 
% % W//. % % 
:V/////.Q. 
r/////.I. 
V//////~ 
W////21 
NMOS4 -NMOS transistor 
W/L = 20/10 
::::''''''~ ::.;: 
~''''"'§ 
~''''''~ 
NMOS5 -NMOS transistor 
W/L = 40/10 
94 
~''''''"1 
~ ~'~ 
~,,,,,.::::, 
;f"'"-.;: 
::::.,.,,"~ 
~,,,,,.::::, 
NMOS6 - NMOS transistor 
W/L = 80/10 
[] 
NMOS7 - Base connected NMOS transistor 
W/L = 10/5 
95 
[] !J~·=·=·=·=~·= ~:;:;:~:;:~'.~] 
-~ 
11111 rn 
-l.•11rl1 
NMOS8 - Base connected NMOS transistor 
W/L = 20/5 
V,//././//.I. 
~ 
q//////~ 
'l/////~ 
NMOS9- Base connected NMOS transistor 
W/L = 4015 
96 
::r//////.I. 
~ 
~//////~ 
'///.///,;,; 
~W////h 
~ 
~ U///, 
~ ~ 
~//////.#. 
NMOSlO - Base connected NMOS transistor 
W/L = 20/10 
L .. 
~''''''~ ~ 
~'''''~ 
~'''''''~ 
NMOS 11 - Base connected NMOS transistor 
W/L = 40/10 
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~'''''~ 
&.''""':.': ~ ;:..,.,,,, ...... ~
NMOS12-Base connected NMOS transistor 
W/L = 80/10 
[] 
PMOS 1 -PMOS transistor 
W/L = 10/5 
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PMOS2 -PMOS transistor 
W/L = 20/5 
~///////. 
~ 
~ ;r//~ 
~//////.] 
r//////, 
:::-//////~ 
~ 
ij"/////h. 
PMOS3 -PMOS transistor 
W/L = 40/5 
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r//////. 
~ I'//~ 
~/////_j 
r/////h 
~//////~ 
~ 
l"//////h. 
PMOS4 - PMOS transistor 
W/L = 20/10 
PMOS5 - PMOS transistor 
W/L = 40/10 
100 
~ ...... ,,,,~ 
~""1 !\.,,,,,,::: 
PMOS6 -PMOS transistor 
W/L = 80/10 
[] ~t;•;•;•;•;•;•; ;:;:;:;:;:;:;] 
PMOS7 -Base connected PMOS transistor 
W/L = 10/5 
101 
D 
~t=·:·:·:·:·:~:· 
~~~~ ·=·=·=t 
:~=~=~=~;~=~=~=~:~: 
PMOS8 - Base connected PMOS transistor 
W/L = 20/5 
~/////h: 
~ 
~ w~ 
~/////». 
¥"/////./. 
~//////~ 
W.////_.& 
PMOS9 - Base connected PMOS transistor 
W/L = 40/5 
102 
w/////h: 
~W////~ 
~/////J 
PMOSlO - Base connected PMOS transistor 
W/L = 20/10 
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~ .......................................... . 
~ ............ ,,,~ ;:: 
~,,,,,,.::;:: 
PMOSl 1 - Base connected PMOS transistor 
W/L = 40/10 
~ .................................... ... 
:s.. ....................... ~ 
~ .............................. :::::, 
PMOS12- Base connected PMOS transistor 
W/L = 80/10 
\.i 
·;·;·;·~~rm 
.:.:.:.:!:.:.:-~ D 
INVl - CMOS inverter 
(W/L)NMos = (W/L)PMOS = 10/5 
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D 
INV2- CMOS inverter 
(W/L)NMOS = (W/L)PMOS = 20/5 
w-r~:;; ~ ~~ J. Wffl ~ ~ \ ~ ~~ ,} W$~ ~~ ~~ ~~ W#ff~ 
~ ~ ~ "''"/. i" 'V/~/h 
~~ ;..'//.I. 0 ,,...,. 
INV3 - CMOS inverter 
W/L NMOS = W/L PMOS = 4015 
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Wff~ ~~ ~ ~~ ;, ~ ~,J ~ ~ ~~ ~ ~~ ~~ ~~ ~~ \~ ~ef ~ 
~ ~ ~ 
~,.,, 0 ~/~//.I. 
~~ '///, ~ ¥.I. 
INV 4 - CMOS inverter 
W/L NMOS = W/L PMOS = 20/10 
~?~ ~~ J ~ 
~ ~ ~ ~ ~- -~ ~~ ~ ~ ~~ ~ ~ ~~~ ~ ~~ ~ 
~:.; ~~ ~ ...... ~ ...... ._. 
'§,~l ~, ...... ~ 
~ "'" 
INV5 - CMOS inverter 
(W /L )NMOS = (W IL )PMOS = 40110 
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T~ ~~ ~~ ~ ~ ~ ~ - ~ ~ ~ ~~ ~ ~ ~~ s ~ ~~~ ~-- w 
s: s: ~ ~ ~~ ~''~'~ 
~~ ~''"" ~ ~ 
INV6 - CMOS inverter 
(W/L)NMOS = (W/L)PMOS = 80/10 
JL 
=·=·= 
:·=·~=·=·=·=·:·: 
~L:.:.Jl ·=·=·=:ro!·=· =·=·=·===~·=·=~ 
PINVl - Pseudo-NMOS inverter 
(W/L)NMOS = (W/L)PMOS = 10/5 
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:::::i:::::: 
PINV2 - Pseudo-NMOS inverter 
(W/L)NMOS = (W/L)PMOS = 20/5 
~~ ~~~(- ~~~ J. ~ 
~z ~ ~~~~ ~~ l W»Y~ 
~ w~~ ~~ :l'ef ~.-& 
~ ~ ~ ~'/, '«" .... /.%//, 
~rd! ~/.fl. ~ ..... /.t 
PINV3 - Pseudo-NMOS inverter 
W/L NMOS = W/L PMOS = 40/5 
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~~ ~r~,~ ~ ~~ J ~ ~ ~ ~z ~ ~~\~~~/- ~~ ~ .~~ ~~ ~w ~ 
::::; ~ ~ ~~ .;. 'V/...w///. 
~~ "///, ~ '.i'h 
PINV4-Pseudo-NMOS inverter 
W/L NMOS = W/L PMOS = 20/10 
PINV5 - Pseudo-NMOS inverter 
(W/L)NMOS = (W/L)rMOS = 40/10 
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PINV6 - Pseudo-NMOS inverter 
(W /L )NMOS = (W /L )PMOS = 80/l 0 
r-;·=·=·=·~ 
~=.:.:->:.:$ 
:::::1::::: i[::::::: 
TG 1 - Transmission Gate 
W/L NMOS = W/L)PMOS = 10/5 
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TG2 - Transmission Gate 
W/L NMOS = W/L PMOS = 2015 
W#'~~~~ 
~ ~ ~~~ 
~ ~,J~~ 
~-~ t '///«///. r////1:l ~ WJ//h ~ ?~ ~/////,a 
.,///////.1 
... /~/h r/////~ r////~ 
~ ~////l ~//////.!.: 
TG3 - Transmission Gate 
(W/L)NMOS = (W/L)PMOS = 40/5 
111 
~~~ ~ ~ ~ ~ ~ ~ ~· ~ ~~ ~ 
~~ ;% q//.{1W/. ~/////~ ~ 
~~ WJ///~ ~/////h 
"'/'///////. 
"-'~///, ~/////~ r////~ 
~//, ~ ~ ~ i'.h ~/////.a ::}////~ 
TG4 - Transmission Gate 
W/L)NMOS = (W/L)PMOS = 20/10 
~~~ ~ ~ ~k~ 
~~~ 
~ "~ ~'~''" ~ ~~ ~"~'"' 
~'''''\l ~ 
~"'"~ 
~"~'"' 
~'"" ~~ 
TG5 - Transmission Gate 
(W/L)NMOS = (W/L)PMOS = 40/10 
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~~~ 
~ ~ ~~~ ~ 
~} ~'~""' ~ 
~~ ~ ~"~'"' 
~""~ 
~ 
~""~ 
""~" ~,, ..... 
~~ 
TG6 - Transmission Gate 
(W/L)NMOS = (W/L)PMOS = 80/10 
r:::::I 
NANDl -2-input NAND Gate 
(W/L)NMOS = (W/L)PMOS = 10/5 
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r·:·:·:·1l~ 
:·:-;·:·;·:·:·:· 
NAND2 - 2-input NAND Gate 
(W/L)NMOS = (W/L)PMOS = 20/10 
NORl - 2-input NOR Gate 
(W/L)NMOS = (W/L)PMOS = 10/5 
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NOR2 - 2-input NOR Gate 
W/L)NMOS = 0/10, (W/L)PMOS = 20/10 
ROl - 5-stage Ring Oscillator 
(W/L)NMOS = (W/L)rMOS = 10/5 
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R02 - 5-stage Ring Oscillator 
(W/L)NMOS = (W/L)rMOS = 20/10 
r./////; 
~/////~ "./,,,,,,z 
::?'////~ 
~ ::: 
~ '::: ~///'~ 
:V,////~ ~~//; ~ ~ 
~ ,J 
I"////~ 
SRI - SR Flip-Slop 
(W /L )NMOS = (W /L )PMOS = 10/5 
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~//'//'/,; 
~/////~ 
,,, ................ ~ 
;f.'F/"///~ 
Q/////. 
'/~//. ::: ~ :V,////-.; ::: ~ ~ ::: i'/h 
:;,///~ ~ ::: ~////h )"/. 
~ ,, 
SR2 - SR Flip-Slop 
(W/L)NMOS = (W/L)PMOS = 20/10 
··=·=·=·~r=·=·=-
,,.,JL.,.,. 
;:·:· 1[]11 
Rl - Resistive Loaded Inverter 
(W/L)NMos = 10/5, R = lkO 
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·:·:·:·:·: 
R2 - Resistive Loaded Inverter 
(W/L)NMOS = 10/5, R = 2.5k0 
V/~///. 
R3 - Resistive Loaded Inverter 
W/L NMOS = 10/5, R = 5k0 
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R4 - Resistive Loaded Inverter 
W/L NMOS = 20/10, R = lkO 
Ml 
lt"mlll@m.@'llffillfilllilllllifa&~ 
R5 - Resistive Loaded Inverter 
(W/L)NMOS = 20/10, R = 2.5k0 
119 
~,~,,~ 
~ 
~"~'~ 
R6 - Resistive Loaded Inverter 
(W/L)NMOS = 20110, R = 5k0 
~r-=--...... ;x 
~:~~,.:.~~: 
f3l~C 
~=~==;:;:~ 
~«-:«­
~=-~~~!~ 
Y-f;-;·;::-=-.. :-
~r--~~~=~ 
;~~:..;.;·':=~ 
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i·~X·:·:·::;:: 
~.m-.$~~ 
BSC 
~pm:-::;; 
~~ 
K<·~:·x-:::: 
B50- BJT with Emitter Area of 50µx50µ 
121 
o.:.: .. :.:v:. 
....... L .. 
CM 1 - Current Mirror 
W/L NMOSl = W/L NMOS2 = 10/5 ' R = lkO 
CM2 - Current Mirror 
(W/L)NMOSl = 30/5, (W/L)NMOS2 = 10/5 , 
R= 2.5k0 
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CM3 - Current Mirror 
(W/L)NMOSI = 10/5, (W/L)NMOS2 = 30/5, 
R=5k0 
VDPl - Van der Pauw structure, P-Well 
\/DF~3 
VDP3 - Van der Pauw structure, NMOS 
Source and Drain 
123 
\/[jp~2 
VDP2 - Van der Pauw structure, PMOS 
Source and Drain 
\/OPLt~ 
VDP4 - Van der Pauw structure, NMOS and 
PMOS Source and Drain overla ed 
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~-:-:_r_.:-:r_} _ l l.~,r@m111 
. .. >:~== 
tt1~i~~@i~ill 
PC3 
m1r~~~n%t,l~J 
illif ~~~$~~~~1~rili 
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r 
~l~fii:l~~~~~~ 
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TLMl - Transmission-Line Model, NMOS. Distance = 10, 20, 40, 80, and 160 m 
TLM2-Transmission-Line Model, PMOS. Distance= 10, 20, 40, 80, and 160 m 
127 
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